Abstract-Current-mode algorithmic pipelined Analog-toDigital Converter (ADC) is suitable for sensor applications due to their area and power advantage at low resolutions. In applications of distributed sensing using redundant sensors, the speed and the resolution of the ADC is less important than the energy per bit conversion. In the proposed paper, such performance was achieved by using the current-mode technique with transistors operating in the sub-threshold region. Both sub-threshold and current mode techniques allow for low-voltage and low-power operation. An improved current-mode, 6-bit, 125 KHz algorithmic ADC was designed for an integrated sensor in 0.18µ µ µ µ technology. The power consumption of the ADC is under 6µ µ µ µW and less than 8pJ per bit.
I. INTRODUCTION Distributed sensors utilizing low-power sensor motes are becoming a popular solution for data gathering in hazardous environment. Integrated CMOS sensors with built-in data acquisition signal conditioning and transmission are needed for such applications. However there is strict energy consumption limit for these sensors, since most of these sensors plan to use energy from scavenging the environment, or through a single battery to last a lifetime [10] . The ADC used in such sensors act as the crucial interface between the sensed environment and the sensor network as a whole. The network exploits the spatial redundancy of the sensors in any available location to obtain accurate sensor data. Hence resolution and accuracy of the ADC in a single sensor mote is not critical. However, due to strict power budget, there is a stringent requirement on its energy consumption and area. A low-power voltagemode successive approximation ADC for smart dust [10] has been reported. It uses a supply voltage of 1-V and consumes 3.1µW of power and occupies 0.053mm 2 . This paper addresses an alternative design for low-power ADC using current-mode circuit techniques [11] - [13] and using transistors in sub-threshold region. The power supply is only 0.65V and power consumption is under 6µW without any planned power optimization for the 6 stages of the algorithmic pipelined ADC designed. If implemented as a successive approximation, the power consumption would be 1µW. The rest of the paper is organized as follows. Section II describes the application and the design considerations of the ADC discussed in this paper. Section III explicates the ADC circuit design. Section IV presents the simulation results. Section V draws conclusions and suggests directions for future research.
II. BACKGROUND
The ADC discussed in this paper has been targeted for a distributed chemical sensor network which uses distributed sensor motes to detect harmful molecules through an onchip Broadband Dielectric Spectroscopy (BDS) technique (Fig.1) . A high-throughput photolitho-graphic method is used to fabricate very-large-scale nanowell arrays on silicon that are used to trap these mole-cules through positive dielectrophoresis. Molecule detection is achieved through broadband dielectric spectroscopy (BDS), where the admittance of the nanowell capacitance is measured as a function of frequency. dulated and amplified at the common mode error amplifier. This signal is demodulated at the mixer stage. An additional gain stage designed using conventional OTA process the mixer output. Finally, the signal is low-pass filtered with the OTA-C filter, whose current output acts directly as input to the current-mode ADC. The ADC resides on the CMOS chip along with the above capacitance detector circuit. As mentioned earlier, there are certain constraints on the ADC due to its application:
• ultra low energy consumption (<8pJ per bit)
• supply voltage <1 V To satisfy these constraints we proposed an improved current-mode ADC using transistors in sub-threshold region.
III. ADC CIRCUIT DESIGN
A survey of ADC architectures [9] reveals that algorithmic [5] ADC is well suited to meet the required design specifications. This architecture can be realized using very low power due to the minimal amount of analog hardware required. To produce 6-bit algorithmic pipelined current-mode converter 6-bit cells are cascaded with output current of one cell connected to the input of the following cell. A currentmode S/H block was introduced between each cell to make pipelined operation possible as illustrated in Fig 2. The input current is compared with the reference current during the conversion cycle to perform a 1-b algorithmic analog-todigital conversion [1] . The conversion is explained as follows. The current input I in (Fig 3) is first doubled using the current mirror composed of M1 and M2, where M2 is twice the size of M1. The signal 2I in is mirrored from M4 through M5 to the comparator and through M6 to the output. Comparator is used to compare 2I in with Iref, the reference current (from M11). If 2I in is less than I ref , the digital output goes low and M8 remains off, resulting in an output current of 2I in (from M6). On the other hand, if 2I in exceeds I ref , the digital output will be high causing M7 to be on. With M7 on, I ref from M8 and M9 will be subtracted from 2I in (from M6) resulting in an output current of 2I in -I ref which is equivalent to the residue of the conversion. This completes the 1-b algorithmic conversion. A low biasing trickle current was continuously provided through the mirroring transistors to maintain their operating point. For our ADC, the value of I ref is 150 nA. Further the algorithmic pipelined current-mode ADC is composed of current comparators and current mirrors. Due to the need for N comparators and 2N current mirrors for an N-bit ADC, these components should be made as small as possible without sacrificing the accuracy of the overall converter. Though Nairn has demonstrated a 6-bit current-mode algorithmic ADC [2] with very small chip area and low power dissipation, enhancements are needed to further reduce the power consumption and to reduce the power supply voltage without significantly increasing the chip area. Design is modified to work with low voltage supply and low power consumption. The design makes use of the CMOS transistor operating in sub-threshold region, so that they can work under low voltage and low current supply.
In sub-threshold region, the simplified equation of drain-to-source current I ds is given by [8] as I ds =I DSO exp(V gs /nV T ) (1) and the condition of the gate-to-source voltage V gs and V ds for the sub-threshold operation are [8] V gs <V th -nV T and V ds > 4V T (2) where n is the slope factor, I DSO is the zero bias current , V T =kT/q is 26mV at room temperature and V th is threshold voltage. The current mirrors in fig 3, are all operating with MOS devices in sub-threshold region. The advantage of using sub-threshold devices is that they can operate under low supply voltage, which is clear from equation (2) , and the current through them can also be kept at a very low value. Therefore, the reference current value was set to I ref =150nA. Though this current cannot be decreased arbitrarily, LSB value i.e. I ref /2 N is to be kept atleast more than leakage value of MOS device [4] . Though lower current value results in lower power consumption, the speed is compromised since due to finite charging and discharging of the parasitic capacitors. The other drawback comes from the fact that a slight mismatch in V T can lead to mirroring error and hence affecting the accuracy of the ADC. However for distributed sensor applications, the accuracy of the ADC can be really low (< 6-bits), which is easily achieved by our design.
A. Current S/H Circuit (SI Block)
In its simplest form the current-mode sample and hold can be implemented as shown in fig 4 [7] . For this circuit, the sampling is accomplished by closing the CMOS switch thereby allowing I out to track I in . Then during the hold phase, switch is opened and I out is held constant due to the output codes charge trapped on the capacitance at gate of M2. Such a circuit's accuracy is primarily limited by matching of M1 and M2 and also the mismatch between threshold voltages (V T ) of the two devices due to their operation in subthreshold region. Hence, to achieve a reasonable level of accuracy, large slow devices were used for the current mirror [6] .
B. Comparator
An appropriate current comparator can be implemented using the inverter cascade. Although a comparator of this type will display a poor PSSR when used as a voltage comparator, this problem is not significant when used as a current comparator. The first inverter in this circuit operates as an integrating current-to-voltage converter and hence effectively filters out the power supply noise. At the same time, the integrating nature of the comparator ensures that there is no inherent dc offset in the comparator. Consequently, the inverter cascade provides a simple, small and effective current-to-voltage converter/comparator.
C. Current Mirror
Current Mirrors must display excellent current matching, for that, the device must display high output resistance and good device matching characteristics. The output impedance of the CMOS transistors is very high in subthreshold region due to very small value of current flowing through them. A slight mismatch in V T can lead to large mismatch between the input and the output mirrored current. To improve the device matching, both the channel length and channel width was selected to be significantly larger than the minimum feature size [6] . To have better current matching, cascoded current mirror was also used at some places.
IV RESULTS
The ADC was designed in TSMC SCN6M_DEEP CMOS 0.18µm technology and power supply of 0.65-V. The photomicrograph of the ADC is shown in Fig 5 and Figs 6 & 7 show the plots for the low-frequency differential non-linearity (DNL) and integral non-linearity (INL) of the ADC at 0.65-V supply respectively. The major error in DNL and INL occurs at code 31(which is actually missing) as the output take transition from 011110 to 100000 directly. This is due to mismatches in current mirroring, and the error is correctable in future iterations of ADC.
V CONCLUSION
A 6-bit 125KHz 0.65-V current-mode ADC was presented to be used in distributed sensor networks. An energy consumption of 8pJ per bit was achieved using an improved current-mode pipelined ADC architecture and the transistors operating in sub-threshold region. The circuit was designed in TSMC CMOS 0.18µm technology and the area occupied was just 0.0475mm 2 . Further work can include obtaining higher accuracy by using better matching techniques to reduce current mirroring errors.
